Looking for a large vhdl code

Looking for a large vhdl code

Post by Cho Kyung Cho » Mon, 09 Oct 1995 04:00:00

- I'm looking for a lots of large vhdl codes. -

I have been develope a partition program runing on FPGA,
which place a large circuit into several FPGAs.
I feel lack of benchmark circuit for I don't design any circuit,

Is there anyone who allow me to use a circuit, written in vhdl,
designed by an angel.  ;)
or let me know where can I get some benchmark circuit. ( ftp site list ok! )

The larger, the better.



1. VHDL semantics, is there a public domain vhdl parser, vhdl--verilog converter

Hi :

1. I am looking at some VHDL code that is synthesizable and accepted by Synopsis
synthesis. It has some outputs declared and initialized, as  in for eg.
out1 <= '0';   -- declared and initialized simulataneously
out2 <=1;

case state IS
        WHEN IDLE => state <= busy;
                   out2 <= '0';
        WHEN BUSY => state <= idle;
                   out1 <= '1';


 Qa. If some output is not assigned to in the case state is statement does it take on its      
     old value.
 Qb. Secondly does synopsis synthesis generate latches for these outputs?

The problem I am trying to solve is take a VHDL description of a design and translate it
to Verilog. In Verilog outputs are normally declared as wires.

Q2. Is there a public domain VHDL parser? Is there a public domain VHDL to Verilog converter?

I would appreciate any help/information. Please email your responses to:


2. Request for simulation packages

3. Simulating large VHDL design (FPGA backannotated)

4. Tcp/Ip Gost process q

5. Importing VHDL Code?

6. US Robotics 33.6 Sportster

7. VHDL code libraries for student

8. more help PLEASE...

9. Example of difference between vhdl code and synthesis

10. VHDL source code of PCI controller implemetation

11. VHDL code for synthesis

12. In Search of Graphical VHDL Code Generators for FPGA Design