Very Computer

1. VHDL code for synthesis

* My tool is Synopsys 3.4 Design Analyzer

* My target is (for now)  Xilinx XC4000-series

* My question is: How do I code the following behaviour for synthesis?

I want a parallell loadable, seriall sending component with
fixed number of bits and a trigger signal.

if (CLOCK'event and CLOCK='1') then

        if (LOAD='1') then

                load the parallel data and the headerbits;

        if (SEND_FR='1') then

                send one frame of 37 bits (data + some header);
                one bit for every positiv clock edge;

        end if;
end if;

Design Analyzer does not allow wait on CLOCK mixed with
a process sensitivity list.
I have a working modell of this with 1 shifting process and
1 counter process with a start-stop signal between them, but
I want to do it in 1 process with some kind of loop maybe.

Any suggestions?

Magnus Larsson____________________Research Engineer________________

Halmstad University               Phone: +46 35167383
P.O.Box 823                       Fax:   +46 35120348
S-301 18 Halmstad, SWEDEN         http://www.hh.se/cca.html

2. Opinions on MGX or BPX

3. I want to simulate and synthesis with a vhdl code

4. Problem - Can't connect to a friend after logging on to a server.

5. Why Altera & Cypress Software Clashes (was: VHDL compiler differences?)

6. model 102

7. difference between AHDL and VHDL

8. HELP, Anyone know about FRACTAL?

9. X84 board VHDL examples

10. VHDL semantics, is there a public domain vhdl parser, vhdl--verilog converter

11. What is the difference (linking native code dll function problem) ?.

12. MDL code example for the text editor

13. Any example code for a Plotter driver