Very Computer

    I have heard that the ECC circuitry on some newer chipsets
    (Such as the Natoma used with the PPro) generate an interrupt
    when a single bit error is corrected. If this is true, how will
    Linux (2.0.x) kernels react to this interrupt?

    E.G. Will a 'parity error corrected' result in an 'unexpected
    interrupt' halt instead of a 'parity error system halted'
    condition of will the kernel go its happy way without ever
    letting me know there was an error?

    thanks,
    hank

--
Hank Barta                              White Oak Software Inc.

                Beautiful Sunny Winfield, Illinois

Check out the last 10 or so linux kernel digests for some discussion on
this and related memory error issues.

| Stolen from: Peter J. Vessenes, Box 4294 Brown University, Pr. RI 02912      |
| finger for pgpkey (Do not be mistaken. This is not your father's server.)    |
| Unsolicited commercial e-mail will be treated as harrassment.                |

| Check out the last 10 or so linux kernel digests for some discussion on
| this and related memory error issues.

There's a helpful answer to a question requiring a one line
answer... He didn't ask for the philosophy, just the result.

| >    I have heard that the ECC circuitry on some newer chipsets
| >    (Such as the Natoma used with the PPro) generate an interrupt
| >    when a single bit error is corrected. If this is true, how will
| >    Linux (2.0.x) kernels react to this interrupt?
| >
| >    E.G. Will a 'parity error corrected' result in an 'unexpected
| >    interrupt' halt instead of a 'parity error system halted'
| >    condition of will the kernel go its happy way without ever
| >    letting me know there was an error?

Don't have a way to generate this to tell you, sorry.
--

  What do you mean I shouldn't do thing like that at my age?
  At my age if you don't do things like that you might die of natural causes!