Problem with store fence fixes

Problem with store fence fixes

Post by Alan Co » Mon, 15 Oct 2001 06:50:07

Quote:>    Unexpected IRQ trap at vector 75
>    Calibrating delay loop ..
> Only the reset button helps. 2.4.10-ac8 works perfectly, ac9 also
> if I suppress the line "define_bool CONFIG_X86_PPRO_FENCE y".
> Since nobody is complaining, I suppose i am doing something wrong.
> My system: Abit BP6, 2 Celeron 433( not OC )

I would guess you are using gcc 3.0.*

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in

More majordomo info at
Please read the FAQ at


1. Total store order and partial store order


        I recently read a description of the SPARC V.8 multi-processor
family that described it as providing both "total store order" and
"partial store order" memory cache consistency semantics.  I was a
little unclear what this meant and wonder if anyone can clarify the
two concepts and explain how the SPARC could provide them both?

        As I understand it, with total store order semantics, reading
a variable that is being accessed by threads on different CPUs may not
be serialized with simultaneous writes to the same variable by threads
on other CPUs.  Likewise, with partial store order semantics, writes
may also not be serialized with other writes.  In either case,
expressions that require more than a single load or store of a memory
location (such as foo++ or i = i - 10) may produce inconsistent
results due to cache latencies across CPUs.

        Basically, to ensure that reads and writes of variables shared
between threads are updated correctly, programmers must manually
enforce the order that changes to these variables become globally
visible, e.g., by using the SunOS 5.x mutex_t mechanism.

        What I am not sure about is whether "total store order" and
"partial store order" are mutually exclusive properties of a
multi-processor cache consistency architecture and whether an
administrator can "select" between the technique used.

        Thanks for any insights,

Douglas C. Schmidt
Department of Information and Computer Science
University of California, Irvine
Irvine, CA 92717. Work #: (714) 856-4105; FAX #: (714) 856-4056

2. how do i install X.....

3. Linux Universe installation problem - tripped at the first fence

4. Problems installing LPlite

5. PATCH: fix ALi 32bitisms, fix ALi FIFO, fix ALi IRQ crash

6. SuSEfirewall Configuration Problem

7. Fixed? Apparent 6x86 problem fix.

8. tc: balance (incoming) load between router and internal hosts?

9. Grass isn't greener on the NT side of the fence...

10. Eletric Fence....

11. Electric Fence - Where can I download?

12. is Electric fence thread-safe??

13. Electric Fence